

## Structure of sources for DLX labs

Uwe Wasenmüller

23.04.2013

In the following chapters the structure of the VHDL source files for DLX is shortly explained.

### 1. Pipeline of the DLX

This part of DLX is used in all tasks. The VHDL source files are located in /DLX/src.

- dlx\_pipe\_if.vhd -- Instruction Fetch Stage
- dlx\_pipe\_id.vhd -- Instruction Decode Stage; must be completed in task 4; must be enhanced in task 8
- dlx\_pipe\_ex.vhd -- Execution Stage; must be enhanced in task 8
- dlx\_pipe\_mem.vhd -- Memory Stage
- dlx\_pipe\_ctrl.vhd -- Controller of the pipeline; must be enhanced in task 5
- regfile\_sim.vhd -- Simulation model of DLX registers
- dlx\_pipeline.vhd -- TOP Level Entity: instantiation of the previous mentioned modules

The mentioned VHDL files require the use of the following packages, which are located in /DLX/src

- dlx\_global.vhd -- global constants and types; e.g. subtype opcode with 6 bit or dlx\_word\_s with 32 bit
- dlx\_opcode\_package.vhd -- Definition of OP codes and ALU function codes
- dlx\_debug.vhd -- implementation of a disassemble procedure (procedure debug\_disassemble); very helpful for debugging

### 2. Test bench for task 4 and task 5

Test bench is given by VHDL source file dlx\_testbench.vhd located in /DLX/src. Test bench instantiates module dlx\_pipeline. Clock signal and reset signal are properly generated. Test bench emulates the memory including the loading of the machine code. Take care, that the appropriate machine code from the directory /DLX/asm is chosen – sieb\_noforw.out in task 4 and sieb\_forw.out in task 5. Test bench automatically stops if the signal halt is set to '1'. This signal must be set to '1' in the ID-stage (see task 4), if a trap operation is processed. Trap command is the last machine code word in the given test programs. The test bench does **not** check the validness of the results.

### 3. DLX CPU

DLX CPU is **only used in task 6 to task 8**. DLX CPU consists of the module DLX\_pipeline and the following VHDL source files, located in /DLX/src.

- dlx\_icache.vhd -- Instruction Cache Logic
- dlx\_dcache.vhd -- Data Cache Logic
- dlx\_memctrl.vhd – Memory Controller
- cache\_memory\_sim.vhd -- Simulation model of cache memory
- dlx\_cache\_support.vhd – package: functions for labs with cache
- dlx\_cpu.vhd – TOP Level of CPU: instantiation of previous mentioned modules and module dlx\_pipeline

### 4. Test bench for task 6 to task 8

Test bench is given by VHDL source file dlx\_cache\_testbench.vhd located in /DLX/src. This test bench instantiates the module dlx\_cpu. Clock signal and reset signal are properly generated. Test bench emulates the main memory including the loading of the machine code. Take care, that the appropriate machine code from the directory /DLX/asm is chosen. Test bench automatically stops if the signal halt is set to '1'. The test bench does **not** check the validness of the results.

### 5. Synthesis

Some tasks require performing synthesis. For these tasks all files \*\_sim.vhd must be replaced by the corresponding \*\_syn.vhd files. Furthermore the package support\_pk.vhd and the file generic\_dual\_port\_dist\_ram.vhd must be used.